- <brief>
- This block generate a reset signal synchronous to clock
- </brief>
- <detailed>
- This block generate a reset signal synchronous to clock and is the entry point
- of the external clock and asynchronous reset.
- </detailed>
+ This block generates a reset signal synchronous to an external clock
+ and relays the external clock.