X-Git-Url: https://bilbo.iut-bm.univ-fcomte.fr/and/gitweb/blast.git/blobdiff_plain/e40a5399ec7887c2606f18575c809b0d05b09278..refs/heads/master:/lib/references/clkdomain_convert_1024x8.xml

diff --git a/lib/references/clkdomain_convert_1024x8.xml b/lib/references/clkdomain_convert_1024x8.xml
index 1df9cf1..59f84ed 100644
--- a/lib/references/clkdomain_convert_1024x8.xml
+++ b/lib/references/clkdomain_convert_1024x8.xml
@@ -1,28 +1,23 @@
 <!DOCTYPE clkdomain_convert_1024x8>
-<block version="0.1">
+<block version="0.1" special="clkconvert">
   <informations>
     <name>clkdomain_convert_1024x8</name>
     <category ids="10"/>
     <description>
-      <brief>This IP allows to pass 8 bits values from a clock domain to another. It uses a FIFO of 1024 entries.
-</brief>
-      <detailed>This IP allows to pass 8 bits values from a clock domain to another. It uses a FIFO of 1024 entries.</detailed>
+      This IP allows to pass 8 bits values from a clock domain to another. It uses a FIFO of 1024 entries.
     </description>
   </informations>
-  <parameters>
-    <parameter type="real" context="generic" name="clk_in_freq" value="100"/>
-    <parameter type="real" context="generic" name="clk_out_freq" value="100"/>
-  </parameters>
+  <parameters />
   <interfaces>
     <inputs>
-      <input width="1" multiplicity="1" endian="little" type="boolean" name="clk_rd" purpose="clock"/>
-      <input width="1" multiplicity="1" endian="little" type="boolean" name="clk_wr" purpose="clock"/>
-      <input width="1" multiplicity="1" endian="little" type="boolean" name="reset" purpose="reset"/>
-      <input width="8" multiplicity="1" endian="little" type="natural" name="data_in" purpose="data" clock="clk_rd"/>
+      <input width="1" multiplicity="1" endian="little" type="boolean" name="clk_in" purpose="clock"/>
+      <input width="1" multiplicity="1" endian="little" type="boolean" name="clk_out" purpose="clock"/>
+      <input width="1" multiplicity="1" endian="little" type="boolean" name="reset" purpose="reset" clock="clk_in"/>
+      <input width="8" multiplicity="1" endian="little" type="natural" name="data_in" purpose="data" clock="clk_in"/>
       <control iface="data_in"/>
     </inputs>
     <outputs>
-      <output width="8" multiplicity="1" endian="little" type="natural" name="data_out" purpose="data" clock="clk_wr"/>
+      <output width="8" multiplicity="1" endian="little" type="natural" name="data_out" purpose="data" clock="clk_out"/>
       <control iface="data_out"/>
     </outputs>
   </interfaces>