[Dynamic Partitioning of Resources](#page-1-0) • [streaming multiprocessor resources](#page-1-0) • [the CUDA occupancy calculator](#page-9-0)

[the Compute Visual Profiler](#page-11-0)

- **[getting started with](#page-11-0) computeprof**
- **[analysis of the kernel](#page-13-0) matrixMul**
- [Data Prefetching and Instruction Mix](#page-19-0)
	- **•** [registers between global and shared memory](#page-19-0)
	- [maximizing instruction throughput](#page-22-0)

MCS 572 Lecture 35 Introduction to Supercomputing Jan Verschelde, 6 April 2012

[Dynamic Partitioning of Resources](#page-1-0) • [streaming multiprocessor resources](#page-1-0)

• [the CUDA occupancy calculator](#page-9-0)

[the Compute Visual Profiler](#page-11-0)

- **[getting started with](#page-11-0) computeprof**
- [analysis of the kernel](#page-13-0) matrixMul \bigcirc

[Data Prefetching and Instruction Mix](#page-19-0) • [registers between global and shared memory](#page-19-0) \bullet [maximizing instruction throughput](#page-22-0)

streaming multiprocessor resources – part I

We have two graphics cards with respective compute capabilities 1.1 and 2.0: a GeForce 9400M and a Tesla C2050/C2070.

dynamic partitioning of thread slots

During runtime, thread slots are partitioned and assigned to thread blocks.

Streaming multiprocessors are versatile by their ability to dynamically partition the thread slots among thread blocks.

They can

- **e** either execute many thread blocks of few threads each,
- or execute a few thread blocks of many threads each.

In contrast, fixed partitioning where the number of blocks and threads per block are fixed will lead to waste.

 Ω

(ロトイ部)→(差)→(差)→

interactions between resource limitations

The Tesla C2050/C2070 has 1,536 thread slots per streaming multiprocessor. As $1,536 = 32 \times 48$, we have

number of thread slots $=$ warp size \times number of warps per block.

For 32 threads per block, we have $1,536/32 = 48$ blocks \leftrightarrow at most 8 blocks per streaming multiprocessor.

To fully utilize both the block and thread slots, to have 8 blocks, we should have

- \bullet 1, 536/8 = 192 threads per block, or
- \bullet 192/32 = 6 warps per block.

streaming multiprocessor resources – part II

We have two graphics cards with respective compute capabilities 1.1 and 2.0: a GeForce 9400M and a Tesla C2050/C2070.

Local memory resides in device memory, so local memory accesses have the same high latency and low bandwidth as global memory.

dynamic partitioning of resources

Registers hold frequently used programmer and compiler-generated variables to reduce access latency and conserve memory bandwidth.

Variables in a kernel that are not arrays are automatically placed into registers.

By dynamically partitioning the registers among blocks, a streaming multiprocessor can accommodate

- more blocks if they require few registers, and
- **•** fewer blocks if they require many registers.

As with block and thread slots, there is a potential interaction between register limitations and other resource limitations.

 Ω

 \mathcal{A} $\overline{\mathcal{B}}$ \rightarrow \mathcal{A} $\overline{\mathcal{B}}$ \rightarrow \mathcal{A} $\overline{\mathcal{B}}$ \rightarrow

interactions between resource limitations

Consider the matrix-matrix multiplication example. Assume

- \bullet the kernel uses 21 registers, and
- we have 16-by-16 thread blocks.

How many threads can run on each streaming multiprocessor (SM)?

● We calculate the number of registers for each block:
$$
16 \times 16 \times 21 = 5,376
$$
 registers.

We have
$$
32 \times 1,024
$$
 registers per SM:
 $32 \times 1,024/5,376 = 6$ blocks
and $6 < 8 -$ the maximum number of blocks per SI

and $6 < 8$ = the maximum number of blocks per SM.

³ We calculate the number of threads per SM:

 $16 \times 16 \times 6 = 1.536$ threads

and we can have at most 1,536 threads per SM.

 Ω

 \mathcal{A} and \mathcal{A} in the set of \mathbb{R} is \mathcal{A} . The set

a performance cliff

Suppose we use one extra register, 22 instead of 21.

¹ We calculate the number of registers for each block: $16 \times 16 \times 22 = 5,632$ registers.

2 We have $32 \times 1,024$ registers per SM: $32 \times 1,024/5,632 = 5$ blocks.

³ We calculate the number of threads per SM: $16 \times 16 \times 5 = 1,280$ threads

and with 21 registers we could use all 1,536 threads per SM.

Adding one register led to a reduction of 17% in the parallelism.

When a slight increase in one resource leads to a dramatic reduction in parallelism and performance, one speaks of a performance cliff.

 Ω

 \mathcal{A} $\overline{\mathcal{B}}$ \rightarrow \mathcal{A} $\overline{\mathcal{B}}$ \rightarrow \mathcal{A} $\overline{\mathcal{B}}$ \rightarrow

[Dynamic Partitioning of Resources](#page-1-0)

• [streaming multiprocessor resources](#page-1-0)

• [the CUDA occupancy calculator](#page-9-0)

[the Compute Visual Profiler](#page-11-0)

- **[getting started with](#page-11-0) computeprof**
- [analysis of the kernel](#page-13-0) matrixMul \bigcirc

[Data Prefetching and Instruction Mix](#page-19-0) • [registers between global and shared memory](#page-19-0)

 \bullet [maximizing instruction throughput](#page-22-0)

the CUDA occupancy calculator

Introduction to Supercomputing (MCS 572) [Performance Considerations](#page-0-0) 6 April 2012 11/26

B

 Ω

イロメ イ母 トイラメ イラメ

[Dynamic Partitioning of Resources](#page-1-0)

- **•** [streaming multiprocessor resources](#page-1-0)
- [the CUDA occupancy calculator](#page-9-0)

[the Compute Visual Profiler](#page-11-0)

- \bullet **[getting started with](#page-11-0) computeprof**
- [analysis of the kernel](#page-13-0) matrixMul \bigcirc

[Data Prefetching and Instruction Mix](#page-19-0)

- [registers between global and shared memory](#page-19-0)
- \bullet [maximizing instruction throughput](#page-22-0)

Compute Visual Profiler is a graphical user interface based profiling tool to measure performance and to find potential opportunities for optimization in order to achieve maximum performance.

Login to dezon with ssh -X and go the directory /usr/local/cuda/computeprof/bin to launch the program computeprof.

We look at one of the example projects matrixMul.

[Dynamic Partitioning of Resources](#page-1-0)

- **•** [streaming multiprocessor resources](#page-1-0)
- [the CUDA occupancy calculator](#page-9-0)

[the Compute Visual Profiler](#page-11-0)

- **[getting started with](#page-11-0) computeprof**
- **[analysis of the kernel](#page-13-0) matrixMul**

[Data Prefetching and Instruction Mix](#page-19-0)

- [registers between global and shared memory](#page-19-0)
- \bullet [maximizing instruction throughput](#page-22-0)

GPU time summary

E

 QQ

イロメス 御き スミメス ミメ

limiting factor identification

```
Analysis for kernel matrixMul on device Tesla C2050
Summary profiling information for the kernel:
Number of calls: 31
Minimum GPU time(us): 4184.67
Maximum GPU time(us): 4192.67
Average GPU time(us): 4188.50
GPU time (%): 61.04
Grid size: [20 30 1]
Block size: [32 32 1]
Limiting Factor
Achieved Instruction Per Byte Ratio: 10.87 (Balanced Instruction Per Byte Ratio: 3.57)
```
Achieved Occupancy: 0.67 (Theoretical Occupancy: 0.67) IPC: 1.02 (Maximum IPC: 2) Achieved global memory throughput: 10.00 (Peak global memory throughput(GB/s): 144.00)

IPC = Instructions Per Cycle

 $(0.12.10)$ $(0.12.10)$ $(0.12.10)$

memory throughput analysis

Memory Throughput Analysis for kernel matrixMul on device Tesla C2050

- . Kernel requested global memory read throughput (GB/s): 23.47
- . Kernel requested global memory write throughput(GB/s): 0.59
- . Kernel requested global memory throughput(GB/s): 24.06
- L1 cache read throughput(GB/s): 23.47
- L1 cache global hit ratio (%): 0.00
- . Texture cache memory throughput(GB/s): 0.00
- · Texture cache hit rate(%): 0.00
- . L2 cache texture memory read throughput(GB/s): 0.00
- . L2 cache global memory read throughput(GB/s): 23.47
- . L2 cache global memory write throughput(GB/s): 0.59
- . L2 cache global memory throughput(GB/s): 24.06
- . Local memory bus traffic(%): 0.00
- · Global memory excess load(%): 0.00
- · Global memory excess store(%): 0.00
- Achieved global memory read throughput(GB/s): 9.27
- . Achieved global memory write throughput(GB/s): 0.73
- . Achieved global memory throughput(GB/s): 10.00
- . Peak global memory throughput(GB/s): 144.00

 Ω

イロメ イ押 トイラメイラメ

instruction throughput analysis

Instruction Throughput Analysis for kernel matrixMul on device Tesla C2050

- \bullet IPC: 1.02
- \bullet Maximum IPC: 2
- · Divergent branches(%): 0.00
- . Control flow divergence(%): 0.04
- · Replayed Instructions(%): 0.57
	- Global memory replay(%): 2.25
	- Local memory replays(%): 0.00
	- Shared bank conflict replay(%): 0.00
- . Shared memory bank conflict per shared memory instruction(%): 0.00

IPC = Instructions Per Cycle

 Ω

 $\mathcal{A} \oplus \mathcal{A} \rightarrow \mathcal{A} \oplus \mathcal{A}$

 $($ \Box \rightarrow $($ \Box \rightarrow

occupancy analysis

Occupancy Analysis for kernel matrixMul on device Tesla C2050

- · Kernel details: Grid size: [20 30 1], Block size: [32 32 1]
- . Register Ratio: 0.8125 (26624 / 32768) [25 registers per thread]
- . Shared Memory Ratio: 0.166667 (8192 / 49152) [8192 bytes per Block]
- · Active Blocks per SM: 1 (Maximum Active Blocks per SM: 8)
- · Active threads per SM: 1024 (Maximum Active threads per SM: 1536)
- Potential Occupancy: 0.666667 (32/48)
- · Occupancy limiting factor: Block-Size

 Ω

REPAREM

[Dynamic Partitioning of Resources](#page-1-0)

- **•** [streaming multiprocessor resources](#page-1-0)
- [the CUDA occupancy calculator](#page-9-0)

[the Compute Visual Profiler](#page-11-0)

- **[getting started with](#page-11-0) computeprof**
- [analysis of the kernel](#page-13-0) matrixMul \bigcirc

[Data Prefetching and Instruction Mix](#page-19-0) • [registers between global and shared memory](#page-19-0) \bullet [maximizing instruction throughput](#page-22-0)

accessing global memory

One of the most important resource limitations is access to global memory and long latencies.

Scheduling other warps while waiting for memory access is powerful, but often not enough.

A complementary to warp scheduling solution is to prefetch the next data elements while processing the current data elements.

Combined with tiling, data prefetching provides extra independent instructions to enable the scheduling of more warps to tolerate long memory access latencies.

 Ω

イロト イ押 トイラ トイラトー

prefetching in registers

For the tiled matrix-matrix multiplication, the code below combines prefetching with tiling:

```
load first tile from global memory into registers;
loop
{
   deposit tile from registers to shared memory;
   __syncthreads();
   load next tile from global memory into registers;
   process current tile;
   __syncthreads();
}
```
The prefetching adds independent instructions between loading the data from global memory and processing the data.

 Ω

イロメ イ母 トイラメ イラメ

[Dynamic Partitioning of Resources](#page-1-0)

- **•** [streaming multiprocessor resources](#page-1-0)
- [the CUDA occupancy calculator](#page-9-0)

[the Compute Visual Profiler](#page-11-0)

- **[getting started with](#page-11-0) computeprof**
- [analysis of the kernel](#page-13-0) matrixMul

[Data Prefetching and Instruction Mix](#page-19-0) • [registers between global and shared memory](#page-19-0) • [maximizing instruction throughput](#page-22-0)

throughput of arithmetic instructions

Number of operations per clock cycle per multiprocessor:

 Ω

 \overline{AB}

loop unrolling

Consider the following code snippet:

```
for(int k = 0; k < m; k++)
  C[i][i] += A[i][k]*B[k][i];
```
Counting all instructions:

- \bullet 1 loop branch instruction ($k < m$);
- 1 loop counter update instruction $(k++)$;
- \bullet 3 address arithmetic instructions ([i][j], [i][k], [k][j]);
- 2 floating-point arithmetic instructions $(+$ and $*)$.

Of the 7 instructions, only 2 are floating point.

Loop unrolling reduces the number of loop branch instructions, loop counter updates, address arithmetic instructions.

```
Note: gcc -funroll-loops is enabled with gcc -O2.
```
KIT KARA KE KE KE SA GA A

summary and exercises

We covered §6.3, §6.4, and §6.5 in the book of Kirk & Hwu; using data from Appendix G in the CUDA programming Guide.

- ¹ Examine the occupancy calculator for the graphics card on your laptop or desktop.
- ² Read the user guide of the compute visual profiler and perform a run on GPU code you wrote (of some previous exercise or your code for the third project). Explain the analysis of the kernel.
- ³ Redo the first "interactions between resource limitations" of this lecture using the specifications for compute capability 1.1.
- ⁴ Redo the second "interactions between resource limitations" of this lecture using the specifications for compute capability 1.1.

 Ω

 $\mathcal{A} \oplus \mathcal{A} \rightarrow \mathcal{A} \oplus \mathcal{A}$