1 <?xml version="1.0" encoding="UTF-8" standalone="yes" ?>
\r
7 <category ids="1,5" />
\r
10 This block demux an entry presented on FPGA pins over a variable number of outputs
\r
13 This block demux an entry presented on FPGA pins over a variable number of outputs
\r
19 <parameter name="val_width" type="string" value="0" context="user"/>
\r
20 <parameter name="sel_width" type="expression" value="$if_nb" iface="val_o" context="port"/>
\r
25 <input name="clk" type="boolean" width="1" purpose="clock" />
\r
26 <input name="rst" type="boolean" width="1" purpose="reset" />
\r
28 <input name="val_i" type="expression" width="$val_width" />
\r
29 <input name="sel_i" type="expression" width="$sel_width" />
\r
32 <output name="val_o" type="expression" width="$val_width" multiplicity="*"/>
\r